Copyright (c) 1976, 1978 by Digital Research. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Digital Research, Post Office Box 579, Pacific Grove, California 93950.

Disclaimer

Digital Research makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Digital Research reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Digital Research to notify any person of such revision or changes.
CP/M ASSEMBLER (ASM)
USER'S GUIDE

COPYRIGHT (c) 1976, 1978
DIGITAL RESEARCH
Copyright (c) 1976, 1978 by Digital Research. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Digital Research, Post Office Box 579, Pacific Grove, California 93950.

Disclaimer

Digital Research makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Digital Research reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Digital Research to notify any person of such revision or changes.
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>2. PROGRAM FORMAT</td>
<td>2</td>
</tr>
<tr>
<td>3. FORMING THE OPERAND</td>
<td>4</td>
</tr>
<tr>
<td>3.1. Labels</td>
<td>4</td>
</tr>
<tr>
<td>3.2. Numeric Constants</td>
<td>4</td>
</tr>
<tr>
<td>3.3. Reserved Words</td>
<td>5</td>
</tr>
<tr>
<td>3.4. String Constants</td>
<td>6</td>
</tr>
<tr>
<td>3.5. Arithmetic and Logical Operators</td>
<td>6</td>
</tr>
<tr>
<td>3.6. Precedence of Operators</td>
<td>7</td>
</tr>
<tr>
<td>4. ASSEMBLER DIRECTIVES</td>
<td>8</td>
</tr>
<tr>
<td>4.1. The ORG Directive</td>
<td>8</td>
</tr>
<tr>
<td>4.2. The END Directive</td>
<td>9</td>
</tr>
<tr>
<td>4.3. The EQU Directive</td>
<td>9</td>
</tr>
<tr>
<td>4.4. The SET Directive</td>
<td>10</td>
</tr>
<tr>
<td>4.5. The IF and ENDIF Directives</td>
<td>10</td>
</tr>
<tr>
<td>4.6. The IB Directive</td>
<td>11</td>
</tr>
<tr>
<td>4.7. The DW Directive</td>
<td>12</td>
</tr>
<tr>
<td>5. OPERATION CODES</td>
<td>12</td>
</tr>
<tr>
<td>5.1. Jumps, Calls, and Returns</td>
<td>13</td>
</tr>
<tr>
<td>5.2. Immediate Operand Instructions</td>
<td>14</td>
</tr>
<tr>
<td>5.3. Increment and Decrement Instructions</td>
<td>14</td>
</tr>
<tr>
<td>5.4. Data Movement Instructions</td>
<td>14</td>
</tr>
<tr>
<td>5.5. Arithmetic Logic Unit Operations</td>
<td>15</td>
</tr>
<tr>
<td>5.6. Control Instructions</td>
<td>16</td>
</tr>
<tr>
<td>6. ERROR MESSAGES</td>
<td>16</td>
</tr>
<tr>
<td>7. A SAMPLE SESSION</td>
<td>17</td>
</tr>
</tbody>
</table>
CP/M Assembler User's Guide

1. INTRODUCTION.

The CP/M assembler reads assembly language source files from the diskette, and produces 8800 machine language in Intel hex format. The CP/M assembler is initiated by typing

```
ASM filename
```

or

```
ASM filename.parms
```

In both cases, the assembler assumes there is a file on the diskette with the name

```
filename.ASM
```

which contains an 8800 assembly language source file. The first and second forms shown above differ only in that the second form allows parameters to be passed to the assembler to control source file access and hex and print file destinations.

In either case, the CP/M assembler loads, and prints the message

```
CP/M ASSEMBLER VER n.n
```

where n.n is the current version number. In the case of the first command, the assembler reads the source file with assumed file type "ASM" and creates two output files

```
filename.HEX
```

and

```
filename.PRN
```

the "HEX" file contains the machine code corresponding to the original program in Intel hex format, and the "PRN" file contains an annotated listing showing generated machine code, error flags, and source lines. If errors occur during translation, they will be listed in the PRN file as well as at the console.

The second command form can be used to redirect input and output files from their defaults. In this case, the "parms" portion of the command is a three letter group which specifies the origin of the source file, the destination of the hex file, and the destination of the print file. The form is

```
filename.plp2p3
```

where pl, p2, and p3 are single letters

```
pl: A,B,...,Y
```

designates the disk name which contains
p2: A, B, ..., Y 
the source file
Z 
skips the generation of the hex file
p3: A, S, ..., Y 
designates the disk name which will re-
sceve the hex file
X 
places the listing at the console
Z 
skips generation of the print file

Thus, the command

ASM X.AAA

indicates that the source file (X.ASM) is to be taken from disk A, and that
the hex (X.HEX) and print (X.PRINT) files are to be created also on disk A.
This form of the command is implied if the assembler is run from disk A. That
is, given that the operator is currently addressing disk A, the above command
is equivalent to

ASM X

The command

ASM X.ASN

indicates that the source file is to be taken from disk A, the hex file is
placed on disk B, and the listing file is to be sent to the console. The
command

ASM X.BUS

takes the source file from disk B, and skips the generation of the hex and
print files (this command is useful for fast execution of the assembler to
check program syntax).

The source program format is compatible with both the Intel 8080 assembler
(macro are not currently implemented in the CP/M assembler, however), as well
as the Processor Technology Software Package #1 assembler. That is, the CP/M
assembler accepts source programs written in either format. There are certain
extensions in the CP/M assembler which make it somewhat easier to use. These
extensions are described below.

2. PROGRAM FORMAT.

An assembly language program acceptable as input to the assembler consists
of a sequence of statements of the form

line# label operation operand ;comment

where any or all of the fields may be present in a particular instance. Each
A symbolic language statement is terminated with a carriage return and line feed (the line feed is inserted automatically by the ED program), or with the character "!" which is a treated as an end-of-line by the assembler (thus, multiple assembly language statements can be written on the same physical line if separated by exclaim symbols).

The line# is an optional decimal integer value representing the source program line number, which is allowed on any source line to maintain compatibility with the Processor Technology format. In general, these line numbers will be inserted if a line-oriented editor is used to construct the original program, and thus A8M ignores this field if present.

The label field takes the form

```
identifier
or
identifier:
```

and is optional, except where noted in particular statement types. The identifier is a sequence of alphanumeric characters (alphabetics and numbers), where the first character is alphabetic. Identifiers can be freely used by the programmer to label elements such as program steps and assembler directives, but cannot exceed 16 characters in length. All characters are significant in an identifier, except for the embedded dollar symbol ($) which can be used to improve readability of the name. Further, all lower case alphabetics become are treated as if they were upper case. Note that the ":" following the identifier in a label is optional (to maintain compatibility between Intel and Processor Technology). Thus, the following are all valid instances of labels

```
x xy j0ng$name
x: yx1: longers$named$data:
XyY2 Xx2 x234567890123456:
```

The operation field contains either an assembler directive, or pseudo operation, or an 8088 machine operation code. The pseudo operations and machine operation codes are described below.

The operand field of the statement, in general, contains an expression formed out of constants and labels, along with arithmetic and logical operations on these elements. Again, the complete details of properly formed expressions are given below.

The comment field contains arbitrary characters following the ";" symbol until the next real or logical end-of-line. These characters are read, listed, and otherwise ignored by the assembler. In order to maintain compatibility with the Processor Technology assembler, the CP/M assembler also treat statements which begin with a "*" in column one as comment statements, which are listed and ignored in the assembly process. Note that the Processor
Technology assembler has the side effect in its operation of ignoring the characters after the operand field has been scanned. This causes an ambiguous situation when attempting to be compatible with Intel's language, since arbitrary expressions are allowed in this case. Hence, programs which use this side effect to introduce comments, must be edited to place a ";" before these fields in order to assemble correctly.

The assembly language program is formulated as a sequence of statements of the above form, terminated optionally by an END statement. All statements following the END are ignored by the assembler.

3. FORMING THE OPERAND.

In order to completely describe the operation codes and pseudo operations, it is necessary to first present the form of the operand field, since it is used in nearly all statements. Expressions in the operand field consist of simple operands (labels, constants, and reserved words), combined in properly formed subexpressions by arithmetic and logical operators. The expression computation is carried out by the assembler as the assembly proceeds. Each expression must produce a 16-bit value during the assembly. Further, the number of significant digits in the result must not exceed the intended use. That is, if an expression is to be used in a byte move immediate instruction, then the most significant 8 bits of the expression must be zero. The restrictions on the expression significance is given with the individual instructions.

3.1. Labels.

As discussed above, a label is an identifier which occurs on a particular statement. In general, the label is given a value determined by the type of statement which it precedes. If the label occurs on a statement which generates machine code or reserves memory space (e.g., a MOV instruction, or a DS pseudo operation), then the label is given the value of the program address which it labels. If the label precedes an EQU or SET, then the label is given the value which results from evaluating the operand field. Except for the SET statement, an identifier can label only one statement.

When a label appears in the operand field, its value is substituted by the assembler. This value can then be combined with other operands and operators to form the operand field for a particular instruction.

3.2. Numeric Constants.

A numeric constant is a 16-bit value in one of several bases. The base, called the radix constant, is denoted by a trailing radix indicator. The radix indicators are

- B binary constant (base 2)
- D decimal constant (base 10)
- O octal constant (base 8)
Q octal constant (base 8)
D decimal constant (base 10)
H hexadecimal constant (base 16)

Q is an alternate radix indicator for octal numbers since the letter Q is easily confused with the digit 0. Any numeric constant which does not terminate with a radix indicator is assumed to be a decimal constant.

A constant is thus composed as a sequence of digits, followed by an optional radix indicator, where the digits are in the appropriate range for the radix. That is binary constants must be composed of 0 and 1 digits, octal constants can contain digits in the range 0 - 7, while decimal constants contain decimal digits. Hexadecimal constants contain decimal digits as well as hexadecimal digits A (10D), B (11D), C (12D), D (13D), E (14D), and F (15D). Note that the leading digit of a hexadecimal constant must be a decimal digit in order to avoid confusing a hexadecimal constant with an identifier (a leading 0 will always suffice). A constant composed in this manner must evaluate to a binary number which can be contained within a 16-bit counter, otherwise it is truncated on the right by the assembler. Similar to identifiers, embedded "$" are allowed within constants to improve their readability. Finally, the radix indicator is translated to upper case if a lower case letter is encountered. The following are all valid instances of numeric constants

1234 1234D 1100B 111100000$1111$000B
1234H @FFFH 33770 33777722Q
33770 @ff3h 1234d @fffh

3.3. Reserved Words.

There are several reserved character sequences which have predefined meanings in the operand field of a statement. The names of 8088 registers are given below, which, when encountered, produce the value shown to the right

A  7
B  8
C  1
D  2
E  3
H  4
L  5
M  6
SP 6
PSW 6

(again, lower case names have the same values as their upper case equivalents). Machine instructions can also be used in the operand field, and evaluate to their internal codes. In the case of instructions which require operands, where the specific operand becomes a part of the binary bit pattern

5
of the instruction (e.g., MOV A,B), the value of the instruction (in this case MOV) is the bit pattern of the instruction with zeroes in the optional fields (e.g., MOV produces 48H). When the symbol "$" occurs in the operand field (not imbedded within identifiers and numeric constants) its value becomes the address of the next instruction to generate, not including the instruction contained within the current logical line.

3.4. String Constants.

String constants represent sequences of ASCII characters, and are represented by enclosing the characters within apostrophe symbols ('). All strings must be fully contained within the current physical line (thus allowing "$" symbols within strings), and must not exceed 64 characters in length. The apostrophe character itself can be included within a string by representing it as a double apostrophe (the two keystrokes ''), which becomes a single apostrophe when read by the assembler. In most cases, the string length is restricted to either one or two characters (the DB pseudo operation is an exception), in which case the string becomes an 8 or 16 bit value, respectively. Two character strings become a 16-bit constant, with the second character as the low order byte, and the first character as the high order byte.

The value of a character is its corresponding ASCII code. There is no case translation within strings, and thus both upper and lower case characters can be represented. Note however, that only graphic (printing) ASCII characters are allowed within strings. Valid strings are

'A': 'AB': 'ab': '...': 'c':
'...': ':...': ':...': ':...':
'Walla Walla Wash.' 'She said "Hello" to me.'
'I said "Hello" to her.'

3.5. Arithmetic and Logical Operators.

The operands described above can be combined in normal algebraic notation using any combination of properly formed operands, operators, and parenthesized expressions. The operators recognized in the operand field are

- a + b unsigned arithmetic sum of a and b
- a - b unsigned arithmetic difference between a and b
- + b unary plus (produces b)
- - b unary minus (identical to a - b)
- a * b unsigned magnitude multiplication of a and b
- a / b unsigned magnitude division of a by b
- NOT b logical inverse of b (all 0's become 1's, 1's become 0's), where b is considered a 16-bit value
a AND b  bit-by-bit logical and of a and b
a OR b   bit-by-bit logical or of a and b
a XOR b  bit-by-bit logical exclusive or of a and b
a SHL b  the value which results from shifting a to the
          left by an amount b, with zero fill
a SHR b  the value which results from shifting a to the
          right by an amount b, with zero fill

In each case, a and b represent simple operands (labels, numeric
constants, reserved words, and one or two character strings), or fully
enclosed parenthesized subexpressions such as

10+20  10h+37Q  11 / 3  (L2+4) SHR 3
('a' and 5fh) + '0'  ('B'\*B) OR (R5\*H)
(1+(2+c)) SHR (A\-(B+1))

Note that all computations are performed at assembly time as 16-bit unsigned
operations. Thus, -1 is computed as 0\-1 which results in the value 8000h
(i.e., all 1's). The resulting expression must fit the operation code in
which it is used. If, for example, the expression is used in a ADI (add
immediate) instruction, then the high order eight bits of the expression must
be zero. As a result, the operation "ADI -1" produces an error message (-1
becomes 8000h which cannot be represented as an 8 bit value), while "ADI (+1)
AND @FF8h" is accepted by the assembler since the "AND" operation zeroes
the high order bits of the expression.


As a convenience to the programmer, ADI assumes that operators have a
relative precedence of application which allows the programmer to write
expressions without nested levels of parentheses. The resulting expression
has assumed parentheses which are defined by the relative precedence. The
order of application of operators in unparenthesize expressions is listed
below. Operators listed first have highest precedence (they are applied first
in an unparenthesized expression), while operators listed last have lowest
precedence. Operators listed on the same line have equal precedence, and are
applied from left to right as they are encountered in an expression

*/ MOD SHL, SHR
\- NOT
\& AND
\| OR XOR

Thus, the expressions shown to the left below are interpreted by the assembler
as the fully parenthesize expressions shown to the right below

\[ a \times b + c = (a \times b) + c \]
\[ a + b \times c = a + (b \times c) \]
\[ a MOD b \times c SHL d = ((a MOD b) \times c) SHL d \]
a OR b AND NOT c + d SHR e  a OR (b AND (NOT (c + (d SHR e))))

Balanced parenthesized subexpressions can always be used to override the assumed parentheses, and thus the last expression above could be rewritten to force application of operators in a different order as

(a OR b) AND (NOT c) + d SHR e

resulting in the assumed parentheses

(a OR b) AND ((NOT c) + (d SHR e))

Note that an unparenthesized expression is well-formed only if the expression which results from inserting the assumed parentheses is well-formed.

4. ASSEMBLER DIRECTIVES.

Assembler directives are used to set labels to specific values during the assembly, perform conditional assembly, define storage areas, and specify starting addresses in the program. Each assembler directive is denoted by a "pseudo operation" which appears in the operation field of the line. The acceptable pseudo operations are

<table>
<thead>
<tr>
<th>Directive</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORG</td>
<td>set the program or data origin</td>
</tr>
<tr>
<td>END</td>
<td>end program, optional start address</td>
</tr>
<tr>
<td>EQU</td>
<td>numeric &quot;equate&quot;</td>
</tr>
<tr>
<td>SET</td>
<td>numeric &quot;set&quot;</td>
</tr>
<tr>
<td>IF</td>
<td>begin conditional assembly</td>
</tr>
<tr>
<td>ENDIF</td>
<td>end of conditional assembly</td>
</tr>
<tr>
<td>DB</td>
<td>define data bytes</td>
</tr>
<tr>
<td>DW</td>
<td>define data words</td>
</tr>
<tr>
<td>DS</td>
<td>define data storage area</td>
</tr>
</tbody>
</table>

The individual pseudo operations are detailed below

4.1. The ORG directive.

The ORG statement takes the form

label ORG expression

where "label" is an optional program label, and expression is a 16-bit expression, consisting of operands which are defined previous to the ORG statement. The assembler begins machine code generation at the location specified in the expression. There can be any number of ORG statements within a particular program, and there are no checks to ensure that the programmer is not defining overlapping memory areas. Note that most programs written for the CP/M system begin with an ORG statement of the form

ORG 100H

8
which causes machine code generation to begin at the base of the CP/M transient program area. If a label is specified in the ORG statement, then the label is given the value of the expression (this label can then be used in the operand field of other statements to represent this expression).

4.2. The END directive.

The END statement is optional in an assembly language program, but if it is present it must be the last statement (all subsequent statements are ignored in the assembly). The two forms of the END directive are

    label END
    label END expression

where the label is again optional. If the first form is used, the assembly process stops, and the default starting address of the program is taken as 8000. Otherwise, the expression is evaluated, and becomes the program starting address (this starting address is included in the last record of the Intel formatted machine code "hex" file which results from the assembly). Thus, most CP/M assembly language programs end with the statement

    END 100H

resulting in the default starting address of 100H (beginning of the transient program area).

4.3. The EQU directive.

The EQU (equate) statement is used to set up synonyms for particular numeric values. The form is

    label EQU expression

where the label must be present, and must not label any other statement. The assembler evaluates the expression, and assigns this value to the identifier given in the label field. The identifier is usually a name which describes the value in a more human-oriented manner. Further, this name is used throughout the program to "parameterize" certain functions. Suppose for example, that data received from a Teletype appears on a particular input port, and data is sent to the Teletype through the next output port in sequence. The series of equate statements could be used to define these ports for a particular hardware environment

    TTYBASE EQU 18H ;BASE PORT NUMBER FOR TTY
    TTYIN EQU TTYBASE ;TTY DATA IN
    TTYOUT EQU TTYBASE+1;TTY DATA OUT

At a later point in the program, the statements which access the Teletype could appear as
making the program more readable than if the absolute I/O ports had been used. Further, if the hardware environment is redefined to start the Teletype communications ports at 7FH instead of 10H, the first statement need only be changed to

TTYBASE EQU 7FH ;BASE PORT NUMBER FOR TTY

and the program can be reassembled without changing any other statements.

4.4. The SET Directive.

The SET statement is similar to the EQU, taking the form

label SET expression

except that the label can occur on other SET statements within the program. The expression is evaluated and becomes the current value associated with the label. Thus, the EQU statement defines a label with a single value, while the SET statement defines a value which is valid from the current SET statement to the point where the label occurs on the next SET statement. The use of the SET is similar to the EQU statement, but is used most often in controlling conditional assembly.

4.5. The IF and ENDIF directives.

The IF and ENDIF statements define a range of assembly language statements which are to be included or excluded during the assembly process. The form is

IF expression
statement1
statement2
...
statementn
ENDIF

Upon encountering the IF statement, the assembler evaluates the expression following the IF (all operands in the expression must be defined ahead of the IF statement). If the expression evaluates to a non-zero value, then statement1 through statementn are assembled; if the expression evaluates to zero, then the statements are listed but not assembled. Conditional assembly is often used to write a single "generic" program which includes a number of possible run-time environments, with only a few specific portions of the program selected for any particular assembly. The following program segments for example, might be part of a program which communicates with either a Teletype or a CRT console (but not both) by selecting a particular value for TTY before the assembly begins
TRUE EQU $FFFFH ;DEFINE VALUE OF TRUE
FALSE EQU NOT TRUE ;DEFINE VALUE OF FALSE
;
TTY EQU TRUE ;TRUE IF TTY, FALSE IF CRT
;
TTYBASE EQU 10H ;BASE OF TTY I/O PORTS
CRTBASE EQU 20H ;BASE OF CRT I/O PORTS
IF TTY ;ASSEMBLE RELATIVE TO TTYBASE
CONIN EQU TTYBASE ;CONSOLE INPUT
CONOUT EQU TTYBASE+1 ;CONSOLE OUTPUT
ENDIF
;
IF NOT TTY ;ASSEMBLE RELATIVE TO CRTBASE
CONIN EQU CRTBASE ;CONSOLE INPUT
CONOUT EQU CRTBASE+1 ;CONSOLE OUTPUT
ENDIF

... IN CONIN ;READ CONSOLE DATA
...
OUT CONOUT ;WRITE CONSOLE DATA

In this case, the program would assemble for an environment where a Teletype is connected, based at port 10H. The statement defining TTY could be changed to

TTY EQU FALSE

and, in this case, the program would assemble for a CRT based at port 20H.


The DB directive allows the programmer to define initialize storage areas in single precision (byte) format. The statement form is

label DB e$1, e$2, ..., e$m

where e$1 through e$m are either expressions which evaluate to 8-bit values (the high order eight bits must be zero), or are ASCII strings of length no greater than 64 characters. There is no practical restriction on the number of expressions included on a single source line. The expressions are evaluated and placed sequentially into the machine code file following the last program address generated by the assembler. String characters are similarly placed into memory starting with the first character and ending with the last character. Strings of length greater than two characters cannot be used as operands in more complicated expressions (i.e., they must stand alone between the commas). Note that ASCII characters are always placed in memory with the parity bit reset (0). Further, recall that there is no translation from lower to upper case within strings. The optional label can be used to reference the data area throughout the remainder of the program. Examples of
valid DB statements are

data:    DB 0,1,2,3,4,5
        DB data and $ffh,5,377h,12345h
signon: DB 'please type your name 'ct1,1x,0
         DB 'AB' SHH 8, 'C', 'DE' AND 7FH

4.7. The DW Directive.

The DW statement is similar to the DB statement except double precision
(two byte) words of storage are initialized. The form is

    label DW e$1, e$2, ..., e$n

where e$1 through e$n are expressions which evaluate to 16-bit results. Note
that ASCII strings of length one or two characters are allowed, but strings
longer than two characters disallowed. In all cases, the data storage is
consistent with the 8880 processor: the least significant byte of the
expression is stored first in memory, followed by the most significant byte.
Examples are

doub:   DW $ffeh, doub+4, signon+$, 255+255
        DW 'a', 5, 'ab', 'CD', 6 shl 8 or 11b

4.8. The DS Directive.

The DS statement is used to reserve an area of uninitialized memory, and
takes the form

    label DS expression

where the label is optional. The assembler begins subsequent code generation
after the area reserved by the DS. Thus, the DS statement given above has
exactly the same effect as the statement

    label: EQU $ ;LABEL VALUE IS CURRENT CODE LOCATION
            ORG $+expression ;MOVE PAST RESERVED AREA

5. OPERATION CODES.

Assembly language operation codes form the principal part of assembly
language programs, and form the operation field of the instruction. In
general, ASM accepts all the standard mnemonics for the Intel 8080
microcomputer, which are given in detail in the Intel manual "8080 Assembly
Language Programming Manual." Labels are optional on each input line and, if
included, take the value of the instruction address immediately before the
instruction is issued. The individual operators are listed briefly in the

12
following sections for completeness, although it is understood that the Intel manuals should be referenced for exact operator details. In each case,

\[ e3 \] represents a 3-bit value in the range 0-7 which can be one of the predefined registers A, B, C, D, E, H, L, M, FP, or PSW.

\[ e8 \] represents an 8-bit value in the range 0-255

\[ e16 \] represents a 16-bit value in the range 0-65535

which can themselves be formed from an arbitrary combination of operands and operators. In some cases, the operands are restricted to particular values within the allowable range, such as the PUSH instruction. These cases will be noted as they are encountered.

In the sections which follow, each operation codes is listed in its most general form, along with a specific example, with a short explanation and special restrictions.

5.1. Jumps, Calls, and Returns.

The Jump, Call, and Return instructions allow several different forms which test the condition flags set in the 8088 microcomputer CPU. The forms are

\[
\begin{align*}
\text{JMP } e16 & \quad \text{Jump unconditionally to label} \\
\text{JNZ } e16 & \quad \text{Jump on non zero condition to label} \\
\text{JZ } e16 & \quad \text{Jump on zero condition to label} \\
\text{JNC } e16 & \quad \text{Jump no carry to label} \\
\text{JC } e16 & \quad \text{Jump on carry to label} \\
\text{JEO } e16 & \quad \text{Jump on parity odd to label} \\
\text{JPE } e16 & \quad \text{Jump on even parity to label} \\
\text{JP } e16 & \quad \text{Jump on positive result to label} \\
\text{JM } e16 & \quad \text{Jump on minus to label} \\
\text{CALL } e16 & \quad \text{Call subroutine unconditionally} \\
\text{CNZ } e16 & \quad \text{Call subroutine if non zero flag} \\
\text{CZ } e16 & \quad \text{Call subroutine on zero flag} \\
\text{CNC } e16 & \quad \text{Call subroutine if no carry set} \\
\text{CC } e16 & \quad \text{Call subroutine if carry set} \\
\text{CVO } e16 & \quad \text{Call subroutine if parity odd} \\
\text{CPE } e16 & \quad \text{Call subroutine if parity even} \\
\text{CP } e16 & \quad \text{Call subroutine if positive result} \\
\text{CM } e16 & \quad \text{Call subroutine if minus flag} \\
\text{RST } e3 & \quad \text{Programmed "restart", equivalent to CALL 8*e3, except one byte call}
\end{align*}
\]
5.2. Immediate Operand Instructions.

Several instructions are available which load single or double precision registers, or single precision memory cells, with constant values, along with instructions which perform immediate arithmetic or logical operations on the accumulator (register A).

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVI e3,e8</td>
<td>MVI B,255</td>
</tr>
<tr>
<td>ADI e8</td>
<td>ADI 1</td>
</tr>
<tr>
<td>ACI e8</td>
<td>ACI 0FFH</td>
</tr>
<tr>
<td>SUI e8</td>
<td>SUI L + 3</td>
</tr>
<tr>
<td>SHI e8</td>
<td>SHI L AND 11B</td>
</tr>
<tr>
<td>ANI e8</td>
<td>ANI S AND 7FH</td>
</tr>
<tr>
<td>XRI e8</td>
<td>XRI 111100000B &quot;Exclusive or&quot; A with immediate data</td>
</tr>
<tr>
<td>ORI e8</td>
<td>ORI L AND 1+1 Logical &quot;or&quot; A with immediate data</td>
</tr>
<tr>
<td>CPI e8</td>
<td>CPI 'a'</td>
</tr>
<tr>
<td>LXI e3,e16</td>
<td>LXI B,100H Load extended immediate to register pair (e3 must be equivalent to B,D,H, or SP)</td>
</tr>
</tbody>
</table>

5.3. Increment and Decrement Instructions.

Instructions are provided in the 8080 repertoire for incrementing or decrementing single and double precision registers. The instructions are

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INR e3</td>
<td>INR E</td>
</tr>
<tr>
<td>DCR e3</td>
<td>DCR A</td>
</tr>
<tr>
<td>INX e3</td>
<td>INX SP      Double precision increment register pair (e3 must be equivalent to B,D,H, or SP)</td>
</tr>
<tr>
<td>DCX e3</td>
<td>DCX B       Double precision decrement register pair (e3 must be equivalent to B,D,H, or SP)</td>
</tr>
</tbody>
</table>

5.4. Data Movement Instructions.

14
Instructions which move data from memory to the CPU and from CPU to memory are given below

**MOV e3,e3**  MOV A,B
Move data to leftmost element from rightmost element (e3 produces one of A,B,C D,E,H,L, or M). MOV M,M is disallowed

**LDAX e3**  LDAX B
Load register A from computed address
(e3 must produce either B or D)

**STAX e3**  STAX D
Store register A to computed address
(e3 must produce either B or D)

**LHLD e16**  LHLD L1
Load HL direct from location e16 (double precision load to H and L)

**SHLD e16**  SHLD L5hx
Store HL direct to location e16 (double precision store from H and L to memory)

**LDA e16**  LDA Gamma
Load register A from address e16

**STA e16**  STA X3-5
Store register A into memory at e16

**FOP e3**  FOP P5W
Load register pair from stack, set SP
(e3 must produce one of B, D, H, or P5W)

**PUSH e3**  PUSH B
Store register pair into stack, set SP
(e3 must produce one of B, D, H, or P5W)

**IN e8**  IN 8
Load register A with data from port e8

**OUT e8**  OUT 255
Send data from register A to port e8

**XPHL**
Exchange data from top of stack with HL

**PCHL**
Fill program counter with data from HL

**SPHL**
Fill stack pointer with data from HL

**XOHG**
Exchange DE pair with HL pair

5.5. Arithmetic Logic Unit Operations.

Instructions which act upon the single precision accumulator to perform arithmetic and logic operations are

**ADD e3**  ADD B
Add register given by e3 to accumulator without carry (e3 must produce one of A, B, C, D, E, H, or L)

**ADC e3**  ADC L
Add register to A with carry, e3 as above

**SBB e3**  SBB H
Subtract register e3 from A without carry, e3 is defined as above

**SBB e3**  SBB 2
Subtract register e3 from A with carry, e3 defined as above

**ANA e3**  ANA 1+1
Logical "and" reg with A, e3 as above

**XRA e3**  XRA A
"Exclusive or" with A, e3 as above

**ORA e3**  ORA B
Logical "or" with A, e3 defined as above

**CMP e3**  CMP H
Compare register with A, e3 as above

**DAA**
Decimal adjust register A based upon last arithmetic logic unit operation

**CMA**
Complement the bits in register A

**STC**
Set the carry flag to 1

15
CMC Complement the carry flag
RCL Rotate bits left, (re)set carry as a side effect (high order A bit becomes carry)
RCR Rotate bits right, (re)set carry as side effect (low order A bit becomes carry)
RAL Rotate carry/A register to left (carry is involved in the rotate)
RAR Rotate carry/A register to right (carry is involved in the rotate)

**5.6. Control Instructions.**

The four remaining instructions are categorized as control instructions, and are listed below:

- HLT Halt the 8088 processor
- DI Disable the interrupt system
- EI Enable the interrupt system
- NOP No operation

**6. ERROR MESSAGES.**

When errors occur within the assembly language program, they are listed as single character flags in the leftmost position of the source listing. The line in error is also echoed at the console so that the source listing need not be examined to determine if errors are present. The error codes are:

- D Data error: element in data statement cannot be placed in the specified data area
- E Expression error: expression is ill-formed and cannot be computed at assembly time
- L Label error: label cannot appear in this context (may be duplicate label)
- N Not implemented: features which will appear in future ASM versions (e.g., macros) are recognized, but flagged in this version
- O Overflow: expression is too complicated (i.e., too many pending operators) to computed, simplify it
- P Phase error: label does not have the same value on two subsequent passes through the program
R          Register error: the value specified as a register is not compatible with the operation code
V          Value error: operand encountered in expression is improperly formed

Several error messages are printed which are due to terminal error conditions:

NO SOURCE FILE PRESENT The file specified in the ASM command does not exist on disk
NO DIRECTORY SPACE   The disk directory is full, erase files which are not needed, and retry
SOURCE FILE NAME ERROR Improperly formed ASM file name (e.g., it is specified with "?" fields)
SOURCE FILE READ ERROR Source file cannot be read properly by the assembler, execute a TYPE to determine the point of error
OUTPUT FILE WRITE ERROR Output files cannot be written properly, most likely cause is a full disk, erase and retry
CANNOT CLOSE FILE Output file cannot be closed, check to see if disk is write protected

7. A SAMPLE SESSION.

The following session shows interaction with the assembler and debugger in the development of a simple assembly language program.
SORT ASSEMBLER - VER 1.0

015C NEXT FREE ADDRESS
003H USE FACTOR % of table used 00 TO FF (Hexadecimal)
END OF ASSEMBLY

DIR SORT

SORT ASM Source file
SORT BAK backup from last edit
SORT PRN print file (Cabinet Fall characters)
SORT HEX machine code file
A) TYPE SORT, PRN

Source line

Module code location

0180 214601 SORT
0183 3681 LV1 M, I ADDRESS SWITCH TOGGLE
0185 214701 LV1 M, I SET TO I FOR FIRST ITERATION
0180 3600 M1 M, 0 ADDRESS INDEX

0180 A7E COMP.
0180 214801 MOV A, M A REGISTER = I
0180 FE09 CYP SET IF I < (N-1)
0180 215901 JNC CONT

END OF ONE PASS THROUGH DATA

0110 214601 LX1 H, SW CHECK FOR ZERO SWITCHES
0113 7E77C20001 MOV A, M ORA A JNZ SORT END OF SORT IF SW=0

0110 FF RST 7 GO TO THE DEBUGGER INSTEAD OF RET

5F16022448 CONT.
0119 5F16022148 CONT.

CONTINUE THIS PHASE

ADDRESSING I, SO LOAD AV(1) INTO REGISTERS
MOV E,A! MVI B, D! LVI H, AV! SB! D! DB D
MOV C, M! MOV A, C! INX H! MOV B, M
Lv5 ORDER BYTE A AND C. HIGH ORDER BYTE IN B

MOV M AND L TO ADDRESS AV1111

0125 23 INK H

0126 965778239E SUB M! MOV B, A! MOV A, B! INX H! SB! M

;SUBTRACT

0120 DA3F01 JC INCI ;SKIP IF IN PROPER ORDER

CHECK FOR EQUAL VALUES

012E B1C4F01 ORA B; JZ IN(1) ;SKIP IF AV(1) = AV(1+1) IF
P=0100 100, reset program counter back to beginning of program

-110, trace execution for 104 steps

0100 LXI H, 0146
0103 MVI M, 01
0105 LXI H, 0147
0108 MVI M, 00
010A MOV A, M
0110 CPI 09
011C LXI H, 0148
0114 ORA A
0115 JNZ 0100

L2

0118 RST 07
0119 MOV E, A
011A MVI M, 00
011C LXI H, 0149

-G.118, start program from current PC (0125H) and run in real time to 118H

0127 stepped with an external interrupt 7 from front panel (program was looped indefinitely)

-140 data is sorted, but program does not stop.
-60, return to CP/M

DDT SORT.HEX, reload the memory image

16K DDT VER 1.0
NEXT PC
015C 0000
-XP

P=0800 100, set PC to beginning of program

-L100, list bad opcode

B100 JNC 0119
B119 LXI H,0146
- About list with rubout
-A100, assemble new opcode

B100 JC 119

B119

-L100, list starting section of program

B100 LXI H,0146
B103 MVX M,01
B105 LXI H,0147
B108 MVX M,00
- About list with rubout
-A103, change "switch" initialization to 00

B103 MVX M,00

B1052
-C return to CP/M with CM=C (G? works as well)

SAVE I SORT.COM, save 1 page (512 bytes from 5000H to 5FFFH) on disk in case we have to reload later

A) DDT SORT.COM, restart DDT with saved memory image

16K DDT VER 1.0
NEXT PC
0200 0108 "code" file always starts with address 100H
-G? run the program from PC=100H

*0118 programmed stop (B5T7) encountered

-D140

0140 05 00 07 00 14 0E 00 $5 - data properly carried
0150 32 00 64 00 64 00 2C 01 E8 03 01 00 00 00 00 00 00 2 B.D.,
$150 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
$170 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

-G? return to CP/M

21
make changes to original program

* * * * * * * * * * * * * * * *

*LXI H, 0 *find next "R"

* MOV M, 0

*I = 0

*JU pe line < text

*LXI H, I

*SET TO 1 FOR FIRST ITERATION

*KF kill line and type next line

*LXI H, I

*ADDRESS INDEX

*LXI M, 0

*ZERO SW

*I

*NJINZ D, A

*CONT ;CONTINUE IF I <= (N-2)

*ZDIF D, A

*CONT ;CONTINUE IF I <= (N-2)

*E

*Source from disk

*ASM SRT, D, A

*Skip from file

CP/M ASSEMBLER - VER 1.0

015C next address to assemble

003H USE FACTOR

END OF ASSEMBLY

BDT SRT. HEX, test program changes

16K BDT VER 1.0

NEXT PC

015C 0000

-0116

-014D

0148 05 00 07 08 14 00 1E 00 data sorted

0150 32 00 64 00 64 00 2C 01 E8 03 01 00 00 00 00 00 2.D.D.

0160 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

- abort with rubout

- Go, return to CP/M - program checks OK.